

Fig. 1

DOTTONED DEFENDA







Fig. 3A













Fig. 4A









Fig. 4C














Fig. 5B





DOTTOLES CREDOL




Fig. 7




Fig. 8A Prior Art

18/20




Fig. 8B
Prior Art

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          ):
    ARCHITECTURE FSM OF FSM IS
    BEGIN
             ... HDL code for FSM and rest of the entity ...
             fsm state(0 to 2) <= ... Signal 801 ...
     853 € --!! Embedded FSM : examplefsm;
     859 \( --!! clock
                              : (fsm_clock);
     854 --!! state vector : (fsm state(0 to 2));
     855 √ --!! states
                              : (S0, S1, S2, S3, S4);
                                                                     852 860
     856 --!! state_encoding : ('000', '001', '010', '011', '100');
             --!! arcs
                              : (S0 => S0, S0 => S1, S0 => S2,
                               (S1 => S2, S1 => S3, S2 => S2,
                               (S2 = > S3, S3 = > S4, S4 = > S0);
     858 --!! End FSM;
    END;
```

Fig. 8C




Fig. 9